github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-19 18:53:16 +00:00
Code Issues Releases Wiki Activity
13,597 Commits 132 Branches 66 Tags
3ed2865ac5a251e89b6ef3ca86d4cdc50f2256e2
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00