github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-26 12:13:24 +00:00
Code Issues Releases Wiki Activity
12,843 Commits 114 Branches 63 Tags
449e3dbbd361b13e56f19b5ee8250c5bb7a2e283
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00