github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-14 17:25:54 +00:00
Code Issues Releases Wiki Activity
12,810 Commits 130 Branches 66 Tags
44c72e52232e3ad3fb320b70746948c33df4c85f
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00