github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-20 11:06:45 +00:00
Code Issues Releases Wiki Activity
11,665 Commits 132 Branches 66 Tags
4db820e9d48dde8b6da1a67b84dc31c8e47e8c93
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00