github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-10 10:29:49 +00:00
Code Issues Releases Wiki Activity
10,586 Commits 120 Branches 64 Tags
4e9def23de62c4e25478cdcaaba525d8686ac90c
Commit Graph

1 Commits

Author SHA1 Message Date
Marcin Kościelnicki
7e0e42f907 xilinx: Add simulation model for DSP48 (Virtex 4). 2020-01-29 01:40:00 +01:00