github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-25 20:06:27 +00:00
Code Issues Releases Wiki Activity
10,586 Commits 114 Branches 63 Tags
4e9def23de62c4e25478cdcaaba525d8686ac90c
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00