github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-10 10:29:49 +00:00
Code Issues Releases Wiki Activity
15,078 Commits 120 Branches 64 Tags
4fbb2bc1f397846fefbf4e7fa25c96e38b0eb184
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00