github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-26 08:54:54 +00:00
Code Issues Releases Wiki Activity
4,743 Commits 122 Branches 64 Tags
526aef9c2a9d61721add1c5ef1f85d439bfbb61e
Commit Graph

2 Commits

Author SHA1 Message Date
Clifford Wolf
229825e1b8 Xilinx DRAMS: RAM64X1D, RAM128X1D 2015-04-09 13:37:07 +02:00
Clifford Wolf
b00cad81d7 Towards DRAM support in Xilinx flow 2015-04-09 08:17:14 +02:00