github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 07:51:45 +00:00
Code Issues Releases Wiki Activity
6,876 Commits 121 Branches 64 Tags
58ec1df4c26599338f2f45941ed8ca402abfe607
Commit Graph

2 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00