github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-24 00:03:50 +00:00
Code Issues Releases Wiki Activity
804 Commits 121 Branches 64 Tags
5bf33de24a4e8ef2ec6ea24af02f28bd054c28bf
Commit Graph

2 Commits

Author SHA1 Message Date
Clifford Wolf
1afe6589df Renamed stdcells_sim.v to simcells.v and fixed blackbox.v 2013-11-24 20:44:00 +01:00
Clifford Wolf
288ba9618a Moved common techlib files to techlibs/common 2013-09-15 11:52:57 +02:00