github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 23:55:43 +00:00
Code Issues Releases Wiki Activity
5,150 Commits 137 Branches 66 Tags
5d4eca5a298d2f98de220cfd0efe5452ab4052d8
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00