github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-29 13:23:49 +00:00
Code Issues Releases Wiki Activity
5,362 Commits 133 Branches 66 Tags
60af2ca94de482f09aaaa7d6eed66c299248f8f1
Commit Graph

2 Commits

Author SHA1 Message Date
Miodrag Milanovic
0de328da8f Fixed Anlogic simulation model 2019-01-25 19:25:25 +01:00
Miodrag Milanovic
83bce9f59c Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00