github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-17 05:16:54 +00:00
Code Issues Releases Wiki Activity
5,362 Commits 126 Branches 64 Tags
60af2ca94de482f09aaaa7d6eed66c299248f8f1
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00