github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-26 00:44:49 +00:00
Code Issues Releases Wiki Activity
16,675 Commits 121 Branches 64 Tags
65e70faecbbdacdfccee30084c0e7605a0d48c19
Commit Graph

3 Commits

Author SHA1 Message Date
Marcelina Kościelnicka
fd79217763 Add v2 memory cells. 2021-08-11 13:34:10 +02:00
Marcelina Kościelnicka
5628f5a88f opt_mem_feedback: Respect write port priority. 2021-05-25 15:59:41 +02:00
Marcelina Kościelnicka
835688bf80 opt_mem_feedback: Rewrite feedback path finding logic. 
Fixes #2766.
 2021-05-24 23:20:30 +02:00