github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-21 15:07:30 +00:00
Code Issues Releases Wiki Activity
5,526 Commits 121 Branches 64 Tags
67f744d428b5385fbddc859c8e02f3e1ccfc17eb
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00