github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-11 02:49:49 +00:00
Code Issues Releases Wiki Activity
9,314 Commits 122 Branches 64 Tags
67fbc00a1824aafb2af2e7c4b7a9590c7bc718fa
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00