github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-11 10:54:38 +00:00
Code Issues Releases Wiki Activity
9,314 Commits 122 Branches 64 Tags
67fbc00a1824aafb2af2e7c4b7a9590c7bc718fa
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00