github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 21:50:07 +00:00
Code Issues Releases Wiki Activity
792 Commits 134 Branches 66 Tags
6891fd79a32d8b528978893e88dcb8b25bf66ef0
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00