github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-17 13:26:56 +00:00
Code Issues Releases Wiki Activity
5,977 Commits 126 Branches 64 Tags
69f4c039ce615c6a6c788e7b0da53e37467d32f6
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00