github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-13 11:44:03 +00:00
Code Issues Releases Wiki Activity
7,860 Commits 124 Branches 64 Tags
6cdea425b81fcfe1eec20cbfc4c4e27d46cb641d
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00