github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 23:47:15 +00:00
Code Issues Releases Wiki Activity
654 Commits 120 Branches 64 Tags
6dec0e0b3ef3aa42dec4a505896042fe7a2276c6
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00