github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-09 01:50:59 +00:00
Code Issues Releases Wiki Activity
7,117 Commits 119 Branches 64 Tags
72ce06909e87d1697ed5eac62d91db00a751a34b
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00