github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-26 00:44:49 +00:00
Code Issues Releases Wiki Activity
6,477 Commits 121 Branches 64 Tags
72eacdb9f80e24aa2182dbf567d6fcbe2a5bfaba
Commit Graph

2 Commits

Author SHA1 Message Date
Miodrag Milanovic
837cb0a1b9 anlogic : Fix alu mapping 2019-08-03 14:47:33 +02:00
Miodrag Milanovic
83bce9f59c Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00