github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-11 19:04:33 +00:00
Code Issues Releases Wiki Activity
9,907 Commits 125 Branches 64 Tags
76a34dc5f3a60c89efeaa3378ca0e2700a8aebd2
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00