github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 06:40:15 +00:00
Code Issues Releases Wiki Activity
8,114 Commits 134 Branches 66 Tags
76ba06a79ea917a0e515aa0e99ae41f42e8bddc9
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00