github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 15:53:37 +00:00
Code Issues Releases Wiki Activity
13,726 Commits 120 Branches 64 Tags
77b2ae2e3906c2aa5a14fbc4e2239ac3ddd08bfc
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00