github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 14:07:24 +00:00
Code Issues Releases Wiki Activity
14,675 Commits 134 Branches 66 Tags
78f27e174ff461ea7a936deca76acf5fdda8ef31
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00