This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-28 12:59:00 +00:00
Code
Issues
Releases
Wiki
Activity
4,108
Commits
131
Branches
66
Tags
7bd2144d03ae5daffbcddea609d2db7df7b751a2
Commit Graph
2 Commits
Author
SHA1
Message
Date
Clifford Wolf
5f1fea08d5
Add inout ports to cells_xtra.v
...
Signed-off-by: Clifford Wolf <
clifford@clifford.at
>
2018-10-04 11:30:55 +02:00
Clifford Wolf
ff5c61b120
Added black box modules for all the 7-series design elements (as listed in ug953)
2016-03-19 11:09:10 +01:00