github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-24 16:19:05 +00:00
Code Issues Releases Wiki Activity
10,256 Commits 120 Branches 64 Tags
7e2fc2eaeb70179c8da3e5dc8be800f486d5b912
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00