github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 20:49:44 +00:00
Code Issues Releases Wiki Activity
9,145 Commits 131 Branches 66 Tags
959a00a46ff65ec0cf82b6803cf7dd01f2ec4d39
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00