github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-16 04:52:43 +00:00
Code Issues Releases Wiki Activity
9,454 Commits 125 Branches 64 Tags
99aff5a0f9f322bf4498fe06094de9919ed56681
Commit Graph

3 Commits

Author SHA1 Message Date
Marcin Kościelnicki
30854b9c7f xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*. 2020-02-07 01:00:29 +01:00
Eddie Hung
66806085db RST -> RSTBRST for RAMB8BWER 2019-07-29 16:05:44 -07:00
Marcin Kościelnicki
ce250b341c synth_xilinx: Initial Spartan 6 block RAM inference support. 2019-07-11 14:45:48 +02:00