github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-15 20:46:01 +00:00
Code Issues Releases Wiki Activity
9,454 Commits 125 Branches 64 Tags
99aff5a0f9f322bf4498fe06094de9919ed56681
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00