github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-18 05:43:39 +00:00
Code Issues Releases Wiki Activity
1,083 Commits 127 Branches 64 Tags
9c1e578afe6af40be4600c20c883fa016fc7fa26
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00