github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-26 17:04:37 +00:00
Code Issues Releases Wiki Activity
8,977 Commits 122 Branches 64 Tags
9f265dfd3f9ae087fa22ffd809c00625fc6e2c65
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00