github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 23:27:07 +00:00
Code Issues Releases Wiki Activity
8,269 Commits 139 Branches 66 Tags
a367f703ea0633a4a6289415ae8a4545440ee705
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00