github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-11 10:54:38 +00:00
Code Issues Releases Wiki Activity
5,671 Commits 122 Branches 64 Tags
a48b5bfaa5c55bfe4e5ff859b453ee00a1dd68c6
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00