github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-25 08:31:37 +00:00
Code Issues Releases Wiki Activity
786 Commits 121 Branches 64 Tags
a6750b375301f2c2ebb51a2496cdf2c820b2546b
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00