github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 13:42:32 +00:00
Code Issues Releases Wiki Activity
304 Commits 134 Branches 66 Tags
a9fefc6ce1c0c351f88e61ec2a01ec64fc30d28f
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00