This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-05-05 07:35:21 +00:00
Code
Issues
Releases
Wiki
Activity
14,620
Commits
137
Branches
66
Tags
aa01ef3312a709a90a797beca6eb4002abf7b8df
Commit Graph
1 Commits
Author
SHA1
Message
Date
Udi Finkelstein
80d9d15f1c
reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files
2018-06-05 18:00:06 +03:00