github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-02 12:59:32 +00:00
Code Issues Releases Wiki Activity
355 Commits 130 Branches 65 Tags
aba8639a3fbc2e5f4ff0ffd18aac98a97ba6ae75
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00