github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-17 05:16:54 +00:00
Code Issues Releases Wiki Activity
11,240 Commits 126 Branches 64 Tags
ac2bb70b5287af66c7bc6b7ed532575c1955c75e
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00