github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-13 03:34:00 +00:00
Code Issues Releases Wiki Activity
8,269 Commits 124 Branches 64 Tags
ac808c5e2aa0fbcfb5b56160131fcc61ba13da05
Commit Graph

2 Commits

Author SHA1 Message Date
Miodrag Milanovic
28b7053a01 Fix formatting for msys2 mingw build using GetSize 2019-08-01 17:27:34 +02:00
Diego
f9272fc56d GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00