github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-16 04:52:43 +00:00
Code Issues Releases Wiki Activity
6,311 Commits 125 Branches 64 Tags
acd8bc0a7496c69864a7dd032eb7f4db7e2e1f2d
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00