github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-26 08:54:54 +00:00
Code Issues Releases Wiki Activity
1,069 Commits 122 Branches 64 Tags
acda74c12cd39ae1a17d15f472728b49ad584e91
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00