github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-18 05:43:39 +00:00
Code Issues Releases Wiki Activity
5,970 Commits 127 Branches 64 Tags
b1f400aeb8de657d5fa28c153df14246378df2b1
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00