github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-29 11:25:43 +00:00
Code Issues Releases Wiki Activity
15,950 Commits 131 Branches 65 Tags
b206223c4067fa052a5bb40ac1e4682124fd4515
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00