github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-12 11:17:05 +00:00
Code Issues Releases Wiki Activity
12,571 Commits 124 Branches 64 Tags
bc0df04e065d53f3f1e2053861a94de29eb9e013
Commit Graph

1 Commits

Author SHA1 Message Date
whitequark
c285880684 fmt: add tests for Verilog round trip of format expressions. 2023-08-11 04:46:52 +02:00