github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-30 21:51:59 +00:00
Code Issues Releases Wiki Activity
4,733 Commits 117 Branches 63 Tags
bd523abef5babcc16fbdd67dbf868bd601acaced
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00