github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 12:40:28 +00:00
Code Issues Releases Wiki Activity
10,829 Commits 133 Branches 66 Tags
be5cf296997a203cdf195d7355426fa4cd187b49
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00