github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 12:18:43 +00:00
Code Issues Releases Wiki Activity
694 Commits 132 Branches 66 Tags
bef17eeb109dd2dc4eaba6eb808a0172c0c53265
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00